16-bit Booth Multiplier with 32-bit Accumulate
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
seminar surveyer
Active In SP

Posts: 3,541
Joined: Sep 2010
07-10-2010, 11:48 AM


This report presents three main topics we investigated as part of a project and implimentation to build a Booth encoded multiply/accumulate VLSI chip. The original scope of work included synthesizing VHDL code using the Mentor Graphics tools. Exemplar was the VHDL compiler. Leonardo Spectrum was the synthesizer. Since my team, which included Kevin Delaney, did not meet a Mosis deadline our chip funding was lost. Since we did not actually fabricate a chip, we cannot discuss the success of our results. Likewise, VHDL synthesis using the Exemplar tools was not very successful, so we do not discuss synthesis results except in passing. The main points we cover are the basic architecture, our VHDL code, and a Magic layout in place of logic synthesis. The work presented here, except as cited, is almost entirely my own. Teamwork with Kevin Delaney had some influence on the VHDL code, since he was primarily working on the synthesis portion of the project and implimentation.

Due to length considerations, we have not included all VHDL code or any test suites. We have attached VHDL code for our main modules. We have not included any of the test scripts or stimulus files. They are available on-line or via the CSE file system. They are very similar to other work we have submitted. We have also excluded material previously reported in our report of Spring 2000.

For more details, please visit

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: a 16 bit multiplier in vhdl, 4bit modified booth multioplier vhdl code, 16 bit multiplier program in vhdl code, radix 2 booth, vhdl code for 16 bit multiplier, implementation of 16 bit multiplier in, 32 bit modified booth multiplier,
Popular Searches: ppt of bit stuffing, sample bit plane slicing in java, 4 bit vedic multiplier, cooperative one bit authentication, vhdl 8 bit division, verilog code for booth multiplier, bit 4 electrical,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Bit Torrent file sharing protocol ppt study tips 0 496 27-06-2013, 12:34 PM
Last Post: study tips
  BIT TORRENT ABSTRACT study tips 0 273 20-05-2013, 04:19 PM
Last Post: study tips
  Symmetric Key Approaches to Securing BGP A Little Bit Trust is Enough pdf study tips 0 308 06-03-2013, 09:53 AM
Last Post: study tips
  4-BIT COUNTER study tips 0 301 02-03-2013, 03:50 PM
Last Post: study tips
  4-BIT COMPARATOR study tips 0 239 02-03-2013, 03:43 PM
Last Post: study tips
  High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications seminar ideas 3 919 05-02-2013, 11:05 AM
Last Post: Guest
  Multiuser OFDM with Adaptive Subcarrier, Bit and Power Allocation PPT project girl 0 426 22-01-2013, 02:30 PM
Last Post: project girl
  8 bit analog to digital converters with differential inputs seminar tips 0 289 24-12-2012, 05:43 PM
Last Post: seminar tips
  Bit and Byte Stuffing PPT project girl 0 454 06-12-2012, 02:49 PM
Last Post: project girl
  Booth’s Algorithm seminar ideas 1 571 15-11-2012, 01:11 PM
Last Post: project girl