A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Active In SP

Posts: 158
Joined: Oct 2010
08-10-2010, 06:14 PM

As the microprocessor speed increases from 500MHz to 1GHz and beyond, the designers must find new ways to make the cache memory for high speed access. Here, the clock to wordline path delay is optimized using a novel circuit
design technique. The delay is optimized by about 2.5 times at worst
case corner. Considering a memory element whose access time is 800ps and read and write operation occurs simultaneously in the same clock cycle, 18% improvement of the overall access time is observed. There is also a pre-decoding and post-decoding discussion in which the best pre-decoding and post-decoding schemes based on minimum pre-decoded lines, minimum stack
size in post decoder and maximum granularity of x-decoders is done.

Decoding Schemes
In a RAM chip, the row and column to be selected are determined by
decoding binary address information. an n-bit decoder for row selection has 2^n output lines out of which one will be activated. The column decoder takes m inputs and produce a 2^m bit acces signal. A multiplexer circuit is used for the selection of the particular row or column. An n-bit decoder requires 2^n decoding levels. higher delays are caused by using such large number of gates. The use of multiple
stages of decoding may reduce the delay. pre-decoding is used in control block which generates
predecoded signals. These pre-decoded signals are used in the final
post decoding stages of xdecoders.

Get the full report here:
http://filesonic.com/file/23656391/A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.pdf
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: a novel circuit to optimize access time and decoding schemes in memories,
Popular Searches: full seminar report on smart memories to download, optical memories ppt, smart memories documentation, vlsi dynamic memories ppt, protein memories in computers seminar ppt, protein memories for computers seminar pdf, protein memories for computers abstract,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  magic eye circuit using 4049 ic jaseelati 0 288 28-01-2015, 02:05 PM
Last Post: jaseelati
  bootstrap sweep circuit ppt jaseelati 0 180 15-01-2015, 02:18 PM
Last Post: jaseelati
  automatic circuit recloser ppt jaseelati 0 224 06-01-2015, 04:34 PM
Last Post: jaseelati
  password based circuit breaker pdf jaseelati 0 245 30-12-2014, 03:18 PM
Last Post: jaseelati
  electronic hooter circuit diagram jaseelati 0 270 23-12-2014, 04:22 PM
Last Post: jaseelati
  ultra fast acting electronic circuit breaker jaseelati 0 134 23-12-2014, 03:36 PM
Last Post: jaseelati
  analog multimeter circuit diagram+explanation jaseelati 0 143 16-12-2014, 04:08 PM
Last Post: jaseelati
  Real Time Vehicle Locking and Tracking System using GSM and GPS Technology....... project uploader 2 1,911 30-10-2013, 03:05 PM
Last Post: Guest
  Worldwide Interoperability for Microwave Access pdf seminar projects maker 0 295 11-09-2013, 03:57 PM
Last Post: seminar projects maker
  Multiple Access Techniques for Wireless Communication PPT study tips 0 502 28-08-2013, 02:47 PM
Last Post: study tips