Application of Logical Effort on Design of Arithmetic Blocks full report
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
seminar topics
Active In SP

Posts: 559
Joined: Mar 2010
17-03-2010, 11:07 AM

In this paper, we review the logical effort model presented in [1]. Based on the HSPICE simulation results using 0.18/Jm, CMOS technology as applied to logic blocks used in arithmetic circuits; we analyze the efficiency of the model and also present modifications that include modeling of wire delay. We propose a new model for logical effort that will better fit the behavior of these blocks. The results are applicable for evaluation of arithmetic units as well as for development of new arithmetic algorithms. Our ultimate objective is to close the gap between arithmetic algorithms and their performance in VLSI CMOS.

Presented By:
Xiao Yan Yu*,**, Vojin G. Oklobdzija*,** * ACSEL Laboratory Electrical and Computer Engineering Department University of California, Davis
William W. Walker** **Advanced LSI Research Fujitsu Laboratory of America Sunnyvale, California

1. Introduction
Sutherland and Sproull [1] presented a simple logical effort (LE) delay model d = z(gXh + Pinv), where x is the intrinsic delay of an inverter, g is the logical effort of the gate or how well the gate drives current in compare to a minimal sized inverter, which is the ratio of the on-resistance of the gate to the on-resistance of an inverter with the same input capacitance, h is the electrical effort of the gate, which is the ratio of load capacitance to input capacitance, and zP,nv is the parasitic delay of the gate. After unnormalizing, the delay model for LE can be seen to be simply d = ?0 + R.X.Cload where to is the intrinsic delay of the gate, which is equivolent to zP^,,, R is its on-resistance value and Cioaa is the load capacitance. Table 1 provides a list of theoretical logical effort values for NAND and NOR gates assuming the optimal ratio of PMOS tran'sistor size to NMOS transistor size is 2 for an inverter.

read full report
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: science project for logical gates, seminar topic program arithmetic in digital principle, description of various blocks of a 8051, compressed earth blocks uses in karnataka, ecolite blocks download in pdf, logical seminar topics, logical equivalence check by conformal,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN ATM CONTROLLER pdf seminar flower 1 932 22-07-2016, 02:13 PM
Last Post: mkaasees
  radar tracking system concept and application ppt jaseelati 0 236 01-01-2015, 02:50 PM
Last Post: jaseelati
  software defined radio for rfid application ppt jaseelati 0 217 09-12-2014, 02:26 PM
Last Post: jaseelati
  witricity full report project report tiger 28 38,078 30-08-2014, 02:26 AM
Last Post:
Last Post: Guest
  ACCIDENT PREVENTION USING WIRELESS COMMUNICATION full report computer science topics 5 7,574 17-04-2014, 11:07 AM
Last Post: seminar project topic
  silicon on plastic full report computer science technology 2 2,934 13-04-2014, 10:34 PM
Last Post: 101101
  Automatic Emergency Light full report seminar class 7 17,565 08-03-2014, 02:28 PM
Last Post: seminar project topic
  Design and implementation of a test tool for the GSM traffic channel uploader 1 950 14-01-2014, 08:53 PM
Last Post: Guest
  ACD-Anti Collision Device full report seminar presentation 11 18,181 10-01-2014, 03:20 PM
Last Post: seminar project topic