Architectural requirements for a DSP processer
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
03-09-2009, 04:19 PM

The best way to understand the requirements is to examine typical DSP algorithms and identify how their compositional requirements have influenced the architectures of DSP processor. Let us consider one of the most common processing tasks the finite impulse response filter.

For each tap of the filter a data sample is multiplied by a filter coefficient with result added to a running sum for all of the taps .Hence the main component of the FIR filter is dot product: multiply and add .These options are not unique to the FIR filter algorithm; in fact multiplication is one of the most common operation performed in signal processing -convolution, IIR filtering and Fourier transform also involve heavy use of multiply -accumulate operation. Originally, microprocessors implemented multiplication by a series of shift and add operation, each of which consumes one or more clock cycle .First a DSP processor requires a hardware which can multiply in one single cycle. Most of the DSP algorithm require a multiply and accumulate unit (MAC).

In comparison to other type of computing tasks, DSP application typically have very high computational requirements since they often must execute DSP algorithms in real time on lengthy segments ,therefore parallel operation of several independent execution units is a must -for example in addition to MAC unit an ALU and shifter is also required .

Executing a MAC in every clock cycle requires more than just single cycle MAC unit. It also requires the ability to fetch the MAC instruction, a data sample, and a filter coefficient from a memory in a single cycle. Hence good DSP performance requires high memory band width-higher than that of general microprocessors, which had one single bus connection to memory and could only make one access per cycle. The most common approach was to use two or more separate banks of memory, each of which was accessed by its own bus and could be written or read in a single cycle. This means programs are stored in a memory and data in another .With this arrangement, the processor could fetch and a data operand in parallel in every cycle .since many DSP algorithms consume two data operands per instruction a further optimization commonly used is to include small bank of RAM near the processor core that is used as an instruction cache. When a small group of instruction is executed repeatedly, the cache is loaded with those instructions, freeing the instruction bus to be used for data fetches instead of instruction fetches -thus enabling the processor to execute a MAC in a single cycle.
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: architectural requirement of dsps, architecture required for dsp, architectural requirements for a dsp processer pdf, what are requirement of dsp processor, architectural requirements for a dsp processor ppt, architectural requirement for a dsp processor, architectural requirements of dsp processor,
Popular Searches: latest architectural topics, petrel hardware requirements, architectural diagram for eaack*** **architectural diagram for eaack, miniprojects in dsp, architectural billings index, architectural requirements in dsp pdf, architectural design,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  user identification and authentication systems must support the minimum requirements jaseelati 0 479 04-12-2014, 01:44 PM
Last Post: jaseelati
  TMS320C25 DSP Architecture and Features study tips 0 411 27-06-2013, 12:33 PM
Last Post: study tips
  TMS320C25 DSP Architecture and Features study tips 0 302 27-06-2013, 12:33 PM
Last Post: study tips
  DSP Enhanced FPGA computer science crazy 6 6,998 27-12-2012, 11:51 AM
Last Post: seminar tips
  INTRODUCTION TO DSP project uploader 0 353 18-08-2012, 01:23 PM
Last Post: project uploader
  Selected Topics in DSP for Wireless ppt seminar flower 0 599 17-08-2012, 04:24 PM
Last Post: seminar flower
  DSP Starter Kit (DSK) for the TMS320C6713 (16 Mb) QUICK START INSTALLATION GUIDE project uploader 0 659 11-08-2012, 09:54 AM
Last Post: project uploader
  The Evolution of DSP Processors ppt seminar flower 0 569 10-08-2012, 10:53 AM
Last Post: seminar flower
  A DSP based on on-line UPS seminar class 5 3,514 23-07-2012, 10:18 AM
Last Post: seminar flower
  DSP C5000 seminar ideas 0 259 20-07-2012, 02:57 PM
Last Post: seminar ideas