BIT for Intelligent system design
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
17-09-2009, 12:35 AM

BIT for Intelligent system design

The principal of Built-in-test and self-test has been widely applied to the design and testing of complex, mixed-signal electronic systems, such as integrated circuits (IC s) and multifractional instrumentation [1]. A system with BIT is characterized by its ability to identify its operation condition by itself, through the testing and diagnosis capabilities built into its in structure. To ensure reliable performance, testability needs to be incorporated into the early stage of system and product design. Various techniques have been developed over the past decades to implement the BIT technique. In the semiconductor, the objective of applying BIT is to improve the yield of chip fabrication, enable robust and efficient chip testing and better scope with the increasing circuit complexity and integration density. This has been achieved by having an IC chip generate its own test stimuli and measure the corresponding responses from the various elements within the chip to determine its condition. In recent years, BIT has seen increasing applications in other branches of industry, eg. manufacturing, aerospace and transportation and for the purposes of system condition monitoring. In manufacturing systems, BIT facilitates automatic detection of toolwear and breakage and assists in corrective actions to ensure part quality and reduce machine downtime.

BIT techniques are classified:

a) on-line BIT
b) off-line BIT

On-line BIT:
It includes concurrent and nonconcurrent techniques. Testing occurs during normal functional operation.
Concurrent on-line BIST - Testing occurs simultaneously with normal operation mode, usually coding techniques or duplication and comparison are used. [3]
Nonconcurrent on-line BIST - testing is carried out while a system is in an idle state, often by executing diagnostic software or firmware routines
Off-line BIT:
System is not in its normal working mode it usually uses onchip test generators and output response analysers or micro diagnostic routines. Functional off-line BIT is based on a functional description of the Component Under Test (CUT) and uses functional high-level fault models.
Structural off-line BIT is based on the structure of the CUT and uses structural fault models.

IC s entering the market today is more complex in design with a higher integration density. This leads to increased vulnerability of the chip to problems such as cross talk noise contamination, and internal power dissipation. These problems reduce the reliability of the chip. Further more, with increased chip density, it becomes mo0re difficult to access test points on a chip for external testing. Also, testing procedures currently in use are time consuming, presenting a bottleneck for higher productivity [2]. These factors have led to the emergence of BIT in the semiconductor industry as a cost effective, reliable, and efficient quality control technique. Generally, adding testing circuitry on to the same IC chip increases the chip area requirement conflicting with the need for system miniaturization and power conception reduction. On the other hand, techniques have been developed to allow the circuit-under-test (CUT) to be tested using existing on-chip hardware, thus keeping the area overhead to a minimum [1]. Also, the built-in-test functions obviate the need for expensive external testers. Further more; since the chip testing procedure is generated and performed on the chip itself, it takes less time as compared to one external testing procedure.
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: bit for intellegence system design an condition monitering, information about bit for intelegence system design an condition monitering, bit for intelligent system design ppt, abstract bit for intelligent system design, reliability bit built in test doc, word document on the topic bit for intelligent system design, bit for intelligent system designppt,
Popular Searches: bit inteegence system design an condition monitering, 64 bit cygwin, 64 bit dsn, bit by bit, bit intelligent system design, bit for intelligent system design full report pdf, bit technology for intelligent system design,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN ATM CONTROLLER pdf seminar flower 1 929 22-07-2016, 02:13 PM
Last Post: mkaasees
  voice operated intelligent fire extinguisher vehicle jaseelati 0 278 22-01-2015, 04:20 PM
Last Post: jaseelati
  intelligent wireless video camera wikipedia jaseelati 0 393 07-01-2015, 04:48 PM
Last Post: jaseelati
Last Post: Guest
Thumbs Up intelligent wireless video camera using computer ppt devendrareeta 1 552 07-03-2014, 04:03 PM
Last Post: seminar project topic
  AUTOMATED RATIONING SYSTEM USING EMBEDDED SYSTEM ajukrishnan 12 8,088 23-01-2014, 07:28 AM
Last Post: Guest
  Design and implementation of a test tool for the GSM traffic channel uploader 1 950 14-01-2014, 08:53 PM
Last Post: Guest
  DESIGN AND CONSTRUCTION OF NON CONTACT DIGITAL TACHOMETER REPORT seminar projects maker 0 769 24-09-2013, 03:11 PM
Last Post: seminar projects maker
Last Post: Guest
  28/40-pin, 8-bit CMOS FLASH Microcontrollers pdf study tips 0 247 06-09-2013, 04:40 PM
Last Post: study tips