Formal equivalence checking
Thread Rating:
  • 1 Vote(s) - 2 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
24-02-2009, 12:52 AM

Formal equivalence checking process is a part of electronic design automation (EDA), commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior.In general, there is a wide range of possible definitions of functional equivalence covering comparisons between different levels of abstraction and varying granularity of timing details.
The most common approach is to consider the problem of machine equivalence which defines two synchronous design specifications functionally equivalent if, clock by clock, they produce exactly the same sequence of output signals for any valid sequence of input signals.
Microprocessor designers use equivalence checking to compare the functions specified for the instruction set architecture (ISA) with a register transfer level (RTL) implementation, ensuring that any program executed on both models will cause an identical update of the main memory content. This is a more general problem.
A system design flow requires comparison between a transaction level model (TLM), e.g., written in SystemC and its corresponding RTL specification. Such a check is becoming of increasing interest in a system- on-a-chip (SoC) design environment.
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: logic equivalence checking presentations, formal equivalence checking and design debugging,
Popular Searches: automatic quality checking system, formal models in computer science mtech ppt, u i d car checking system, uid stolen car checking, 8 computer checking eeedd 1 eeggg 2 eeedd3 eerrt 4 ddeee, why is formal requirements tool is needed, model checking dynamic software,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  A Formal Framework for Automated Round-trip Software Engineering in Static Aspect seminar ideas 0 388 12-06-2012, 02:21 PM
Last Post: seminar ideas
Big Grin Integrating Structural Design and Formal Methods in RealTime System Design Computer Science Clay 0 1,102 01-03-2009, 01:25 PM
Last Post: Computer Science Clay
Wink Model checking computer science crazy 0 991 24-02-2009, 01:16 AM
Last Post: computer science crazy