Low Power UART Design for Serial Data Communication
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
08-04-2009, 10:42 AM


With the proliferation of portable electronic devices, power efficient data transmission has become increasingly important. For serial data transfer, universal asynchronous receiver / transmitter (UART) circuits are often implemented because of their inherent design simplicity and application specific versatility. Components such as laptop keyboards, palm pilot organizers and modems are few examples of devices that employ UART circuits. In this work, design and analysis of a robust UART architecture has been carried out to minimize power consumption during both idle and continuous modes of operation.


An UART (universal asynchronous receiver / transmitter) is responsible for performing the main task in serial communications with computers. The device changes incoming parallel information to serial data which can be sent on a communication line. A second UART can be used to receive the information. The UART performs all the tasks, timing, parity checking, etc. needed for the communication. The only extra devices attached are line driver chips capable of transforming the TTL level signals to line voltages and vice versa.

To use the device in different environments, registers are accessible to set or review the communication parameters. Setable parameters are for example the communication speed, the type of parity check, and the way incoming information is signaled to the running software.

UART types

Serial communication on PC compatibles started with the 8250 UART in the XT. In the years after, new family members were introduced like the 8250A and 8250B revisions and the 16450. The last one was first implemented in the AT. The higher bus speed in this computer could not be reached by the 8250 series. The differences between these first UART series were rather minor. The most important property changed with each new release was the maximum allowed speed at the processor bus side.

The 16450 was capable of handling a communication speed of 38.4 kbs without problems. The demand for higher speeds led to the development of newer series which would be able to release the main processor from some of its tasks. The main problem with the original series was the need to perform a software action for each single byte to transmit or receive. To overcome this problem, the 16550 was released which contained two on-board FIFO buffers, each capable of storing 16 bytes. One buffer for incoming, and one buffer for outgoing bytes.
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Active In SP

Posts: 1
Joined: Jul 2009
17-07-2009, 03:42 PM

need more information please sent it
Active In SP

Posts: 4
Joined: Sep 2012
09-09-2012, 05:06 AM

Can u please provide full info related to UARt otherwise provide the links p lease

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: low power uart design for serial data communication,
Popular Searches: final project report on uart, design and simulation of uart serial communication module based on vhdl, uart full report, uart protocol animation ppts, serial computer data transmission pdf, design of uart using fpga, ppt on low power uart design for pdf,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  mobile data internetworking standards jaseelati 0 302 29-01-2015, 01:15 PM
Last Post: jaseelati
  cloud data protection for the masses project documentation jaseelati 0 307 21-01-2015, 04:19 PM
Last Post: jaseelati
  3d optical data storage technology seminar report jaseelati 0 395 06-01-2015, 04:47 PM
Last Post: jaseelati
  3d optical data storage technology seminar report jaseelati 0 307 30-12-2014, 03:23 PM
Last Post: jaseelati
  underwater wireless communication ppt download jaseelati 0 347 13-12-2014, 02:24 PM
Last Post: jaseelati
  Towards Reliable Data Delivery for Highly Dynamic Mobile Ad Hoc Networks seminar ideas 11 3,912 02-04-2014, 12:50 PM
Last Post: Guest
Last Post: seminar poster
  Design of an Error Detection and Data Recovery Architecture for Motion Estimation seminar projects maker 0 758 30-09-2013, 04:40 PM
Last Post: seminar projects maker
  PERFORMANCE OF ADDRESS CODING WHEN APPLIED TO DATA STORAGE AND RETRIEVAL ppt seminar projects maker 0 422 28-09-2013, 03:18 PM
Last Post: seminar projects maker
  Controlled Data Hiding Technique for Color Image Authentication in Frequency pdf seminar projects maker 0 469 26-09-2013, 03:02 PM
Last Post: seminar projects maker