Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
22-09-2008, 10:01 AM

VHDL (VHSIC Hardware Description Language) is a language for describing hardware. Its requirement emerged during the VHSIC development program of the US Department of Defense. The department organized a work shop in 1981 to lay down the specifications of a language which could describe hardware at various levels of abstractions, could generate test signals and record responses, and could act as a medium of information exchange between the chip foundries and the CAD tool operators. However, due to military restrictions, it remained classified till 1985.

Structural Descriptions

1.Building Blocks
To make designs more understandable and maintainable, a design is typically decomposed into several blocks. These blocks are then connected together to form a complete design. Using the schematic capture approach to design, this might be done with a block diagram editor. Every portion of a VHDL design is considered a block. A VHDL design may be completely described in a single block, or it may be decomposed in several blocks. Each block in VHDL is analogous to an off-the-shelf part and is called an entity. The entity describes the interface to that block and a separate part associated with the entity describes how that block operates. The interface description is like a pin description in a data book, specifying the inputs and outputs to the block. The description of the operation of the part is like a schematic for the block.

2.Connecting Blocks
Once we have defined the basic building blocks of our design using entities and their associated architectures, we can combine them together to form other designs. This section describes how to combine these blocks together in a structural description.
3.Data Flow Descriptions

The VHDL standard not only describes how designs are specified, but also how they should be interpreted. This is the purpose of having standards, so that we can all agree on the meaning of a design. It is important to understand how a VHDL simulator interprets a design because that dictates what the "correct" interpretation is according to the standard (Hopefully, simulators are not all 100% correct).

The scheme used to model a VHDL design is called discrete event time simulation. When the value of a signal changes, we say an event has occurred on that signal. If data flows from signal A to signal B, and an event has occurred on signal A (i.e. A's value changes), then we need to determine the possibly new value of B. This is the foundation of the discrete event time simulation. The values of signals are only updated when certain events occur and events occur at discrete instances of time.

Since one event causes another, simulation proceeds in rounds. The simulator maintains a list of events that need to be processed. In each round, all events in a list are processed, any new events that are produced are placed in a separate list (and are said to be scheduled) for processing in a later round. Each signal assignment is evaluated once, when simulation begins to determine the initial value of each signal.
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: seminar topics for vhdl, connecting blocks vhdl,
Popular Searches: vhdl codings for cryptography**se, vhdl 2, vhdl rfid, stopky vo vhdl, vhdl download, leach en vhdl, atan2 in vhdl,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  VHDL CODING STYLE AND PROGRAMING CONCEPT REPORT seminar projects maker 0 291 12-09-2013, 02:21 PM
Last Post: seminar projects maker
  VHDL DATA TYPES PPT study tips 0 333 21-06-2013, 02:37 PM
Last Post: study tips
  The VHDL Golden Reference Guide pdf study tips 0 352 02-05-2013, 03:46 PM
Last Post: study tips
  Simulink/Matlab-to-VHDL Route for Full-Custom/FPGA Rapid Prototyping of DSP Algorithm study tips 0 359 02-05-2013, 02:24 PM
Last Post: study tips
  IEEE Standard VHDL Language Reference Manual pdf study tips 0 336 22-02-2013, 12:57 PM
Last Post: study tips
  VHDL Coding Basics PPT study tips 0 473 14-02-2013, 10:40 AM
Last Post: study tips
  VHDL Code For Carry Save Adder Done seminar tips 0 1,024 01-01-2013, 12:59 PM
Last Post: seminar tips
  VHDL Tutorial pdf seminar tips 0 319 04-12-2012, 05:13 PM
Last Post: seminar tips
  VHDL Quick Start PPT project girl 0 299 28-11-2012, 06:35 PM
Last Post: project girl
  VHDL – (Introduction) PPT project girl 0 364 16-11-2012, 04:35 PM
Last Post: project girl