Viterbi Decoder
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
project topics
Active In SP

Posts: 2,492
Joined: Mar 2010
21-04-2010, 06:55 AM

.rar   FEC downloads.rar (Size: 760.24 KB / Downloads: 81)

Viterbi Decoder is a parameterizable high performance IP core that performs decoding of the convolutionally encoded data as well as punctured codes. The core is compatible with various standards such as DVB, 3G, WLAN, WIMAX IEEE 802.16d and 802.16e. This low latency decoder core supports various code rates, constraint lengths and generator polynomials and supports soft decision decoding. The core offers wireless Chipset designers, OEMâ„¢s and ODMâ„¢s a standard compliant platform to
accelerate development process and reduce time to market.
¢ Internal puncturing with puncturing clock : 1/2, 2/3, 3/4, 5/6
¢ Code rates : 1/2, 2/3, 3/4, 5/6
¢ Parameterizable trace back length and address width of the memory.
¢ Parameterizable width for soft decision from 1 to 8.
¢ Parameterizable constraint length from 3 to 9.
¢ Parameterizable generator polynomial.
¢ Data Format Offset Binary and Sign Magnitude
¢ Input Rate : 1/2
¢ Puncturing or non-puncturing the
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: puncturing, project powerpoint presentation on viterbi decoder, viterbi decoder ip core vhdl code, viterbi decoder ppt,
Popular Searches: viterbi decoder vhdlcode, presentations on convolutional encoder and viterbi decoder, decoder internal circuit, decoder pyss, decoder, viterbi decoder vhdl download, qr decoder,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Design of Manchester Encoder-decoder in VHDL seminar projects crazy 6 4,577 27-12-2015, 11:08 PM
Last Post: Guest
  Convolutional Encoder and Viterbi Decoder ppt seminar flower 2 1,359 04-04-2013, 09:50 AM
Last Post: study tips
  FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing study tips 0 342 19-02-2013, 02:41 PM
Last Post: study tips
  DESIGN OF DECODERS LIKE BCD-DECIMAL DECODER project girl 0 281 29-01-2013, 03:03 PM
Last Post: project girl
  Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction seminar tips 0 336 17-01-2013, 04:15 PM
Last Post: seminar tips
  Survivor Path Processing in Viterbi Decoders Using Register Exchange and Traceforward seminar tips 0 1,373 10-11-2012, 02:37 PM
Last Post: seminar tips
  Fast JPEG 2000 Decoder and Its Use in Medical Imaging smart paper boy 0 419 18-08-2011, 11:16 AM
Last Post: smart paper boy
  LDPC Decoder Project – Phase 1 smart paper boy 0 1,305 22-06-2011, 04:35 PM
Last Post: smart paper boy
  Telephony Communication DTMF decoder science projects buddy 0 1,318 19-12-2010, 10:56 PM
Last Post: science projects buddy
  Microcontroller Based Barcode Decoder seminar projects crazy 1 2,176 31-10-2010, 09:49 PM
Last Post: sushma vibhuti