area efficient airthmetic expression evaluation using floating point cores
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
nagaraju burla
Active In SP

Posts: 1
Joined: Feb 2010
16-02-2010, 12:20 PM

i want the report about my project and implimentation ppt also
Active In SP

Posts: 261
Joined: Feb 2010
16-02-2010, 06:16 PM

Area-Efficient Evaluation of Arithmetic Expressions
Using Deeply Pipelined Floating-Point Cores

It has become possible to implement floating-point cores on FPGAs in an effort to
provide hardware acceleration for the applications that require high performance floating-point arithmetic.Due to this deep pipelining requirement and the
complexity of floating-point arithmetic, floating-point cores use
a great deal of the FPGAâ„¢s area. an
area-efficient architecture and algorithm for the evaluation of
arithmetic expressions is described here. Because of their complexity, the floating-point
cores have very large areas.the design problem in this case
is to develop algorithms and architectures that can hide this
pipeline latency so that as few floating-point cores as possible
are used in a design.

The arithmetic expression evaluation problem is to compute
the value of an expression that is represented by a tree in
which the leaves are numeric values and the internal nodes
are operators. Here a tree with k levels has n=2^k inputs. Floating point cores are kept as few as possible. This problem is solved with n-1 floating-point
cores, one for each operation as dictated by the expression. The floating-point cores in the architecture do not
take new inputs on every clock cycle; rather, they are only
active periodically.


Basic Case:
in the reduced form, there is only a
single type of operator in the expression and this operator is
commutative and associative. The architecture for the basic case has one alpha -stage pipelined floating-point core, a counter , some control circuitry and some buffer levels.

Developing a Solution to the Advanced Case
Assume that two circuits implementing the architecture
and algorithm for the basic case, one that performs
addition and the other that performs multiplication. We make
the assumption that the floating-point cores used in each circuit
have the same number of pipeline stages,they will
write to their respective buffers at the same time. By selecting the appropriate result
for each buffer write, any complete-binary-tree expression that uses only addition and multiplication can be evaluated.

Full report:
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Tagged Pages: write a algorithm to convert an airthmetic expression in infix notation to postfix notation, linux bash multiplication arithmetic expression expecting primary, arithmetic expression expecting eof floating point, arithmetic expression evaluation using deeply pipelined floating point cores, evaluation of airthmetic expressions in c,
Popular Searches: derive expression for radiation resistance of hertzian dipole, ppt on floating point representation in computer, eddy current losses in laminated cores, floating dynmo, arithmetic expression c, facial expression project ideas, an efficient implement of floating point multiflier,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  ppt for efficient two server password only authenticated key exchange Guest 1 50 11-10-2016, 11:33 AM
Last Post: amrutha735
  ppt for sending sms through black spot area in an innovative manner Guest 1 65 08-10-2016, 03:29 PM
Last Post: amrutha735
  gsm sim 900a interfacing using at89s51 using at commands Guest 2 63 08-10-2016, 02:19 PM
Last Post: amrutha735
  floating power plant seminar Guest 1 102 02-08-2016, 11:50 AM
Last Post: mkaasees
  floating power plant seminar Guest 1 99 02-08-2016, 11:50 AM
Last Post: mkaasees
  tcl code for trust evaluation solution for black hole attack ns2 Guest 2 148 20-05-2016, 11:39 AM
Last Post: Dhanabhagya
Heart submerged floating tunnel pdf journals Guest 1 81 03-05-2016, 02:50 PM
Last Post: mkaasees
  seminar report on floating solar chimney technology doc Guest 1 90 02-03-2016, 02:54 PM
Last Post: mkaasees
  scalable and efficient provable data possession ppt Guest 1 28 17-02-2016, 03:37 PM
Last Post: mkaasees
  floating wind turbine seminar report pdf Guest 0 54 03-02-2016, 11:21 PM
Last Post: Guest